## Notice of References Cited Application/Control No. 09/532,510 Examiner Uyen T. Le Applicant(s)/Patent Under Reexamination JOSEPH, BRIAN Art Unit Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	j	US-			
	K	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q			1		
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Daneshgaran et al, "Efficient parallel pipelinable VLSI architecture for finding the maximum binary number", IEEE 1994, pages 527-534.					
	<						
	W						
	х						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.